{"created":"2023-07-25T09:08:48.551925+00:00","id":7409,"links":{},"metadata":{"_buckets":{"deposit":"e46cd569-46d2-443b-9722-7b4572749dec"},"_deposit":{"created_by":3,"id":"7409","owners":[3],"pid":{"revision_id":0,"type":"depid","value":"7409"},"status":"published"},"_oai":{"id":"oai:toyama.repo.nii.ac.jp:00007409","sets":["925:928:929:946"]},"author_link":["16745","24844","24848","16426","15694"],"item_3_alternative_title_19":{"attribute_name":"その他（別言語等）のタイトル","attribute_value_mlt":[{"subitem_alternative_title":"Development of educational software for designing logic circuit using NAND gates"}]},"item_3_biblio_info_7":{"attribute_name":"書誌情報","attribute_value_mlt":[{"bibliographicIssueDates":{"bibliographicIssueDate":"2002-03-29","bibliographicIssueDateType":"Issued"},"bibliographicPageEnd":"188","bibliographicPageStart":"179","bibliographicVolumeNumber":"17","bibliographic_titles":[{"bibliographic_title":"高岡短期大学紀要 17, 179-188.(2002)"}]}]},"item_3_description_15":{"attribute_name":"フォーマット","attribute_value_mlt":[{"subitem_description":"application/pdf","subitem_description_type":"Other"}]},"item_3_description_40":{"attribute_name":"資源タイプ(DSpace)","attribute_value_mlt":[{"subitem_description":"Article","subitem_description_type":"Other"}]},"item_3_full_name_3":{"attribute_name":"著者別名","attribute_value_mlt":[{"nameIdentifiers":[{"nameIdentifier":"16745","nameIdentifierScheme":"WEKO"},{"nameIdentifier":"70238575","nameIdentifierScheme":"e-Rad","nameIdentifierURI":"https://nrid.nii.ac.jp/nrid/1000070238575"}],"names":[{"name":"Fujita, Tetsuya"}]},{"nameIdentifiers":[{"nameIdentifier":"24848","nameIdentifierScheme":"WEKO"}],"names":[{"name":"Josho, Tuneo"}]},{"nameIdentifiers":[{"nameIdentifier":"16426","nameIdentifierScheme":"WEKO"},{"nameIdentifier":"9000239866139","nameIdentifierScheme":"CiNii ID","nameIdentifierURI":"http://ci.nii.ac.jp/nrid/9000239866139"},{"nameIdentifier":"30345558","nameIdentifierScheme":"e-Rad","nameIdentifierURI":"https://nrid.nii.ac.jp/nrid/1000030345558"}],"names":[{"name":"Takamatsu, Mamoru"}]},{"nameIdentifiers":[{"nameIdentifier":"15694","nameIdentifierScheme":"WEKO"},{"nameIdentifier":"9000239866138","nameIdentifierScheme":"CiNii ID","nameIdentifierURI":"http://ci.nii.ac.jp/nrid/9000239866138"}],"names":[{"name":"Nakashima, Yoshio"}]}]},"item_3_identifier_registration":{"attribute_name":"ID登録","attribute_value_mlt":[{"subitem_identifier_reg_text":"10.15099/00007403","subitem_identifier_reg_type":"JaLC"}]},"item_3_publisher_33":{"attribute_name":"出版者","attribute_value_mlt":[{"subitem_publisher":"高岡短期大学"}]},"item_3_source_id_10":{"attribute_name":"書誌レコードID","attribute_value_mlt":[{"subitem_source_identifier":"AN10284910","subitem_source_identifier_type":"NCID"}]},"item_3_source_id_8":{"attribute_name":"ISSN","attribute_value_mlt":[{"subitem_source_identifier":"0915-7387","subitem_source_identifier_type":"ISSN"}]},"item_3_version_type_16":{"attribute_name":"著者版フラグ","attribute_value_mlt":[{"subitem_version_resource":"http://purl.org/coar/version/c_970fb48d4fbd8a85","subitem_version_type":"VoR"}]},"item_creator":{"attribute_name":"著者","attribute_type":"creator","attribute_value_mlt":[{"creatorNames":[{"creatorName":"藤田, 徹也"}],"nameIdentifiers":[{},{}]},{"creatorNames":[{"creatorName":"常少, 英男"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"高松, 衛"}],"nameIdentifiers":[{},{},{}]},{"creatorNames":[{"creatorName":"中嶋, 芳雄"}],"nameIdentifiers":[{},{}]}]},"item_files":{"attribute_name":"ファイル情報","attribute_type":"file","attribute_value_mlt":[{"accessrole":"open_date","date":[{"dateType":"Available","dateValue":"2016-02-17"}],"displaytype":"detail","filename":"tnc170012.pdf","filesize":[{"value":"188.4 kB"}],"format":"application/pdf","licensetype":"license_note","mimetype":"application/pdf","url":{"label":"tnc170012.pdf","url":"https://toyama.repo.nii.ac.jp/record/7409/files/tnc170012.pdf"},"version_id":"050fd998-4d95-44d8-9aa3-f33a284ec8d5"}]},"item_keyword":{"attribute_name":"キーワード","attribute_value_mlt":[{"subitem_subject":"論理回路設計","subitem_subject_scheme":"Other"},{"subitem_subject":"NANDゲート","subitem_subject_scheme":"Other"},{"subitem_subject":"タイミング・シュミレーション","subitem_subject_scheme":"Other"},{"subitem_subject":"ディレイ","subitem_subject_scheme":"Other"}]},"item_language":{"attribute_name":"言語","attribute_value_mlt":[{"subitem_language":"jpn"}]},"item_resource_type":{"attribute_name":"資源タイプ","attribute_value_mlt":[{"resourcetype":"departmental bulletin paper","resourceuri":"http://purl.org/coar/resource_type/c_6501"}]},"item_title":"NANDゲートを用いた理論回路の教育用アプリケーションの開発","item_titles":{"attribute_name":"タイトル","attribute_value_mlt":[{"subitem_title":"NANDゲートを用いた理論回路の教育用アプリケーションの開発"}]},"item_type_id":"3","owner":"3","path":["946"],"pubdate":{"attribute_name":"公開日","attribute_value":"2007-09-27"},"publish_date":"2007-09-27","publish_status":"0","recid":"7409","relation_version_is_last":true,"title":["NANDゲートを用いた理論回路の教育用アプリケーションの開発"],"weko_creator_id":"3","weko_shared_id":3},"updated":"2023-07-25T13:28:35.936981+00:00"}